Microchip Technology /ATSAME51J18A /SDHC0 /NISTR_EMMC_MODE

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as NISTR_EMMC_MODE

15 1211 87 43 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (NO)CMDC 0 (NO)TRFC 0 (NO)BLKGE 0 (NO)DMAINT 0 (NO)BWRRDY 0 (NO)BRDRDY 0 (BOOTAR)BOOTAR 0 (NO)ERRINT

BRDRDY=NO, BWRRDY=NO, CMDC=NO, ERRINT=NO, BLKGE=NO, DMAINT=NO, TRFC=NO

Description

Normal Interrupt Status

Fields

CMDC

Command Complete

0 (NO): No command complete

1 (YES): Command complete

TRFC

Transfer Complete

0 (NO): Not complete

1 (YES): Command execution is completed

BLKGE

Block Gap Event

0 (NO): No Block Gap Event

1 (STOP): Transaction stopped at block gap

DMAINT

DMA Interrupt

0 (NO): No DMA Interrupt

1 (YES): DMA Interrupt is generated

BWRRDY

Buffer Write Ready

0 (NO): Not ready to write buffer

1 (YES): Ready to write buffer

BRDRDY

Buffer Read Ready

0 (NO): Not ready to read buffer

1 (YES): Ready to read buffer

BOOTAR

Boot Acknowledge Received

ERRINT

Error Interrupt

0 (NO): No Error

1 (YES): Error

Links

()